JPH0117259B2 - - Google Patents
Info
- Publication number
- JPH0117259B2 JPH0117259B2 JP58005680A JP568083A JPH0117259B2 JP H0117259 B2 JPH0117259 B2 JP H0117259B2 JP 58005680 A JP58005680 A JP 58005680A JP 568083 A JP568083 A JP 568083A JP H0117259 B2 JPH0117259 B2 JP H0117259B2
- Authority
- JP
- Japan
- Prior art keywords
- heat sink
- metal
- semiconductor
- metal heat
- semiconductor element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
- H01L23/4334—Auxiliary members in encapsulations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for individual devices of subclass H10D
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/85—Packages
- H10H20/858—Means for heat extraction or cooling
- H10H20/8585—Means for heat extraction or cooling being an interconnection
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49121—Beam lead frame or beam lead device
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58005680A JPS59130449A (ja) | 1983-01-17 | 1983-01-17 | 絶縁型半導体素子用リードフレーム |
US06/571,497 US4649637A (en) | 1983-01-17 | 1984-01-17 | Method for producing resin-molded semiconductor device having heat radiating plate embedded in the resin |
US06/942,229 US4750030A (en) | 1983-01-17 | 1986-12-16 | Resin-molded semiconductor device having heat radiating plate embedded in the resin |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58005680A JPS59130449A (ja) | 1983-01-17 | 1983-01-17 | 絶縁型半導体素子用リードフレーム |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59130449A JPS59130449A (ja) | 1984-07-27 |
JPH0117259B2 true JPH0117259B2 (en]) | 1989-03-29 |
Family
ID=11617805
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58005680A Granted JPS59130449A (ja) | 1983-01-17 | 1983-01-17 | 絶縁型半導体素子用リードフレーム |
Country Status (2)
Country | Link |
---|---|
US (2) | US4649637A (en]) |
JP (1) | JPS59130449A (en]) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59119040U (ja) * | 1983-01-31 | 1984-08-11 | 日本電気ホームエレクトロニクス株式会社 | 樹脂封止形半導体装置 |
IT1213139B (it) * | 1984-02-17 | 1989-12-14 | Ates Componenti Elettron | Componente elettronico integrato di tipo "single-in-line" eprocedimento per la sua fabbricazione. |
JPS6189643A (ja) * | 1984-10-09 | 1986-05-07 | Toshiba Corp | 半導体装置及びその製造方法 |
US5144412A (en) * | 1987-02-19 | 1992-09-01 | Olin Corporation | Process for manufacturing plastic pin grid arrays and the product produced thereby |
US4965227A (en) * | 1987-05-21 | 1990-10-23 | Olin Corporation | Process for manufacturing plastic pin grid arrays and the product produced thereby |
JP2569717B2 (ja) * | 1987-06-05 | 1997-01-08 | 日本電装株式会社 | 樹脂封止型半導体装置およびその製造方法 |
JPH0815165B2 (ja) * | 1987-09-17 | 1996-02-14 | 株式会社東芝 | 樹脂絶縁型半導体装置の製造方法 |
US4910581A (en) * | 1988-12-27 | 1990-03-20 | Motorola, Inc. | Internally molded isolated package |
US5028741A (en) * | 1990-05-24 | 1991-07-02 | Motorola, Inc. | High frequency, power semiconductor device |
JP2927660B2 (ja) * | 1993-01-25 | 1999-07-28 | シャープ株式会社 | 樹脂封止型半導体装置の製造方法 |
US5394607A (en) * | 1993-05-20 | 1995-03-07 | Texas Instruments Incorporated | Method of providing low cost heat sink |
US5521429A (en) * | 1993-11-25 | 1996-05-28 | Sanyo Electric Co., Ltd. | Surface-mount flat package semiconductor device |
US5619012A (en) * | 1993-12-10 | 1997-04-08 | Philips Electronics North America Corporation | Hinged circuit assembly with multi-conductor framework |
US5886400A (en) * | 1995-08-31 | 1999-03-23 | Motorola, Inc. | Semiconductor device having an insulating layer and method for making |
US5902959A (en) * | 1996-09-05 | 1999-05-11 | International Rectifier Corporation | Lead frame with waffled front and rear surfaces |
US5977630A (en) * | 1997-08-15 | 1999-11-02 | International Rectifier Corp. | Plural semiconductor die housed in common package with split heat sink |
US6476481B2 (en) | 1998-05-05 | 2002-11-05 | International Rectifier Corporation | High current capacity semiconductor device package and lead frame with large area connection posts and modified outline |
US8334583B2 (en) * | 2005-07-20 | 2012-12-18 | Infineon Technologies Ag | Leadframe strip and mold apparatus for an electronic component and method of encapsulating an electronic component |
DE112006003788B4 (de) * | 2006-03-28 | 2014-08-07 | Infineon Technologies Ag | Elektronisches Bauteil mit Leadframe mit nichtleitenden Verbindungsstegen und Verfahren zur Herstellung des elektronischen Bauteils |
KR101391925B1 (ko) * | 2007-02-28 | 2014-05-07 | 페어차일드코리아반도체 주식회사 | 반도체 패키지 및 이를 제조하기 위한 반도체 패키지 금형 |
KR102153041B1 (ko) * | 2013-12-04 | 2020-09-07 | 삼성전자주식회사 | 반도체소자 패키지 및 그 제조방법 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3423516A (en) * | 1966-07-13 | 1969-01-21 | Motorola Inc | Plastic encapsulated semiconductor assemblies |
NL6903229A (en]) * | 1969-03-01 | 1970-09-03 | ||
JPS5626963U (en]) * | 1979-08-08 | 1981-03-12 | ||
JPS57147260A (en) * | 1981-03-05 | 1982-09-11 | Matsushita Electronics Corp | Manufacture of resin-sealed semiconductor device and lead frame used therefor |
US4451973A (en) * | 1981-04-28 | 1984-06-05 | Matsushita Electronics Corporation | Method for manufacturing a plastic encapsulated semiconductor device and a lead frame therefor |
JPS57188858A (en) * | 1981-05-18 | 1982-11-19 | Matsushita Electronics Corp | Plastic molded type semiconductor device |
JPS59215751A (ja) * | 1983-05-23 | 1984-12-05 | Nec Corp | 樹脂封止形半導体装置 |
JPS607750A (ja) * | 1983-06-27 | 1985-01-16 | Nec Corp | 絶縁型半導体装置 |
JPS60229352A (ja) * | 1984-04-26 | 1985-11-14 | Fuji Electric Co Ltd | 樹脂封止形半導体装置および樹脂封止方法 |
JPS63736A (ja) * | 1986-06-20 | 1988-01-05 | Fujitsu Ltd | プロセツサ診断方法 |
-
1983
- 1983-01-17 JP JP58005680A patent/JPS59130449A/ja active Granted
-
1984
- 1984-01-17 US US06/571,497 patent/US4649637A/en not_active Expired - Lifetime
-
1986
- 1986-12-16 US US06/942,229 patent/US4750030A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US4649637A (en) | 1987-03-17 |
US4750030A (en) | 1988-06-07 |
JPS59130449A (ja) | 1984-07-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0117259B2 (en]) | ||
US4507675A (en) | Method for manufacturing a plastic encapsulated semiconductor device and a lead frame therefor | |
US5902959A (en) | Lead frame with waffled front and rear surfaces | |
KR100478883B1 (ko) | 반도체장치 | |
US5625222A (en) | Semiconductor device in a resin package housed in a frame having high thermal conductivity | |
EP0712158B1 (en) | Resin sealing type semiconductor device with cooling member and method of making the same | |
US5006921A (en) | Power semiconductor switching apparatus with heat sinks | |
US4503452A (en) | Plastic encapsulated semiconductor device and method for manufacturing the same | |
US5583371A (en) | Resin-sealed semiconductor device capable of improving in heat radiation characteristics of resin-sealed semiconductor elements | |
US5434449A (en) | Semiconductor device in a single package with high wiring density and a heat sink | |
US11362008B2 (en) | Power semiconductor module embedded in a mold compounded with an opening | |
EP1187197B1 (en) | Semiconductor device with a radiating plate and resin walls | |
GB2151845A (en) | A semiconductor memory | |
JP2934421B2 (ja) | ヒートシンクを備えた樹脂封止型半導体装置 | |
JP2002110867A (ja) | 半導体装置及びその製造方法 | |
JPH03280453A (ja) | 半導体装置及びその製造方法 | |
JP2828553B2 (ja) | 半導体装置 | |
JPH09121018A (ja) | 半導体装置 | |
JPH1050897A (ja) | 半導体装置 | |
JP2626619B2 (ja) | 樹脂封止型半導体装置及びその製造方法 | |
JPS6334282Y2 (en]) | ||
JP2512289B2 (ja) | 樹脂封止型半導体装置 | |
JP3502511B2 (ja) | 半導体装置 | |
JP7169771B2 (ja) | 抵抗器 | |
JPS6314466Y2 (en]) |